vasilito
678980521c
feat: T1.1-T2.2 MSI subsystem — kernel MSI, vectors, affinity, validation
Kernel:
- T1.1 msi.rs: MSI message composition (MsiMessage), validation
(is_valid_msi_address, is_valid_msi_vector), capability parsing
(MsiCapability, MsixCapability) with bounds-safe .get() access
- T1.2 vector.rs: per-CPU bitmatrix vector allocation/deallocation
- T1.3 IRQ scheme: MSI vector validation gate at irq_trigger,
iommu_validate_msi_irq hook, msi_vector_is_valid helper
- mod.rs: declarations for msi + vector modules
- Fix validation mask 0xFEEF_F000→0xFFF0_0000 (bits 31:20 check)
T2.1 driver-sys: program_x86_message kernel-mediated validation
- Validates MSI address range 0xFEE0_0000–0xFEEF_EFFF and vector 32–254
- Gated behind #[cfg(target_os = "redox")]; clearly rejects non-Redox
- Uses correct 0xFFF0_0000 mask for destination-ID-tolerant validation
T2.2 kernel-side affinity: Handle::IrqAffinity variant
- kopenat handles <irq>/affinity and cpu-XX/<irq>/affinity paths
- kwrite validates CPU id exists, stores mask atomically
- kfstat/kfpath/kreadoff/close all handle new variant
- Fix unused handle_irq warning in kwrite match arm
T2.3 driver-sys: MsiAllocation struct + irq_set_affinity helper
- MsiAllocation with round-robin CPU allocation via alloc_cpu_id
- irq_set_affinity uses scheme:irq/<irq>/affinity write path
- IrqFd type alias in pci.rs for file descriptor tracking
IOMMU T3.1: InterruptRemapTable, IRTE encode/decode, IrqRemapManager
- IRTE (16-byte) encoding/decoding for AMD-Vi interrupt remapping
- InterruptRemapTable with program/invalidate/find_free
- IrqRemapManager with multi-table remap and validate_msi gate
- Remove arbitrary .min(256) bound on find_free
P8-msi.patch: 281-line durable kernel patch, wired in recipe.toml
2026-05-04 18:00:15 +01:00
..
2026-05-03 23:03:24 +01:00
2026-05-03 23:03:24 +01:00
2026-04-12 19:05:00 +01:00
2026-04-12 19:05:00 +01:00
2026-04-12 19:05:00 +01:00
2026-05-04 18:00:15 +01:00
2026-04-12 19:05:00 +01:00
2026-04-12 19:05:00 +01:00
2026-04-12 19:05:00 +01:00
2026-05-03 23:03:24 +01:00
2026-04-12 19:05:00 +01:00
2026-04-12 19:05:00 +01:00
2026-04-12 19:05:00 +01:00
2026-04-12 19:05:00 +01:00
2026-04-12 19:05:00 +01:00
2026-04-12 19:05:00 +01:00
2026-04-12 19:05:00 +01:00
2026-04-18 17:59:21 +01:00
2026-04-12 19:05:00 +01:00
2026-04-30 18:21:48 +01:00
2026-05-01 03:15:20 +01:00
2026-04-12 19:05:00 +01:00
2026-04-15 12:57:45 +01:00
2026-04-12 19:05:00 +01:00
2026-04-30 07:33:35 +01:00
2026-05-03 23:03:24 +01:00
2026-04-12 19:05:00 +01:00
2026-05-03 23:03:24 +01:00
2026-04-12 19:05:00 +01:00
2026-05-03 23:03:24 +01:00
2026-05-03 23:03:24 +01:00
2026-04-12 20:18:11 +01:00
2026-04-12 19:05:00 +01:00
2026-04-30 01:54:09 +01:00
2026-04-12 19:05:00 +01:00
2026-05-04 15:42:56 +01:00
2026-05-03 23:03:24 +01:00
2026-05-03 23:03:24 +01:00
2026-05-03 23:03:24 +01:00
2026-05-03 23:03:24 +01:00
2026-04-12 19:05:00 +01:00