f686cc27d5
Also update LG Gram plan doc: ACPICA assessment (port algorithms, not the C library), pcid assessment (correct, no changes needed), Phase 9.1 marked partial (LPIT + _PRW + S0-idle done; MWAIT loop remains), status updated to reflect completed phases.