e7ed83144e
Ported skl_ddi_calculate_wrpll() computation engine: - DCO central frequency table (8.4/9.0/9.6 GHz) - 43 divider values (36 even + 7 odd) - Deviation-minimizing search across all dividers × central freqs - skl_wrpll_multipliers() → p0×p1×p2 decomposition - skl_wrpll_params_populate() → dco_integer/fraction with 0x8000 precision Per-platform PLL programming: - SKL: CFGCR0+CFGCR1+CTL at 0x164284/0x164288/0x16428C with qdiv_mode, kdiv/pdiv, posting reads, lock polling - ICL: same as SKL register set - TGL: TGL-specific CFGCR1 at 0x164298 - MTL: DPLL_FREQ + DPLL_CTRL1 with PLL_POWER_ENABLE - Xe2: DPLL_CTRL1/CTRL2 with power+enable+lock 162 → 250 lines of actual computation and programming logic