vasilito
dc68054305
- Restore 29 recipe symlinks (libdrm, qtbase, dbus, sddm, pipewire, etc.) - Restore 33 patches (KDE, libdrm, mesa, pipewire, sddm, wireplumber) - Restore 20+ local/scripts (audit, lint, test, build helpers) - Restore src/cook/scheduler.rs, status.rs, gnu-config/ - Restore scripts/patch-inclusion-gate.sh, run_mini1.sh, validate-collision-log.sh - Recover TLC source from HEAD (was overwritten by 0.2.3 checkout) - Recover 11 local/docs plans from HEAD (were overwritten) - Recover qt6-wayland-smoke symlink from HEAD - Fix MOTD: remove garbled ASCII art, use clean text - Update version: 0.2.0 -> 0.2.4 in os-release, motd, config - Reduce filesystem_size: 1536 -> 512 MiB - Add ABSOLUTE RULE to AGENTS.md: never delete/ignore packages - Reduce pcid scheme log verbosity: info -> debug
171 lines
4.0 KiB
C
171 lines
4.0 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (c) 2011-2014 Samsung Electronics Co., Ltd
|
|
* http://www.samsung.com
|
|
*/
|
|
|
|
#ifndef __LINUX_MFD_SEC_RTC_H
|
|
#define __LINUX_MFD_SEC_RTC_H
|
|
|
|
enum s5m_rtc_reg {
|
|
S5M_RTC_SEC,
|
|
S5M_RTC_MIN,
|
|
S5M_RTC_HOUR,
|
|
S5M_RTC_WEEKDAY,
|
|
S5M_RTC_DATE,
|
|
S5M_RTC_MONTH,
|
|
S5M_RTC_YEAR1,
|
|
S5M_RTC_YEAR2,
|
|
S5M_ALARM0_SEC,
|
|
S5M_ALARM0_MIN,
|
|
S5M_ALARM0_HOUR,
|
|
S5M_ALARM0_WEEKDAY,
|
|
S5M_ALARM0_DATE,
|
|
S5M_ALARM0_MONTH,
|
|
S5M_ALARM0_YEAR1,
|
|
S5M_ALARM0_YEAR2,
|
|
S5M_ALARM1_SEC,
|
|
S5M_ALARM1_MIN,
|
|
S5M_ALARM1_HOUR,
|
|
S5M_ALARM1_WEEKDAY,
|
|
S5M_ALARM1_DATE,
|
|
S5M_ALARM1_MONTH,
|
|
S5M_ALARM1_YEAR1,
|
|
S5M_ALARM1_YEAR2,
|
|
S5M_ALARM0_CONF,
|
|
S5M_ALARM1_CONF,
|
|
S5M_RTC_STATUS,
|
|
S5M_WTSR_SMPL_CNTL,
|
|
S5M_RTC_UDR_CON,
|
|
|
|
S5M_RTC_REG_MAX,
|
|
};
|
|
|
|
enum s2mps_rtc_reg {
|
|
S2MPS_RTC_CTRL,
|
|
S2MPS_WTSR_SMPL_CNTL,
|
|
S2MPS_RTC_UDR_CON,
|
|
S2MPS_RSVD,
|
|
S2MPS_RTC_SEC,
|
|
S2MPS_RTC_MIN,
|
|
S2MPS_RTC_HOUR,
|
|
S2MPS_RTC_WEEKDAY,
|
|
S2MPS_RTC_DATE,
|
|
S2MPS_RTC_MONTH,
|
|
S2MPS_RTC_YEAR,
|
|
S2MPS_ALARM0_SEC,
|
|
S2MPS_ALARM0_MIN,
|
|
S2MPS_ALARM0_HOUR,
|
|
S2MPS_ALARM0_WEEKDAY,
|
|
S2MPS_ALARM0_DATE,
|
|
S2MPS_ALARM0_MONTH,
|
|
S2MPS_ALARM0_YEAR,
|
|
S2MPS_ALARM1_SEC,
|
|
S2MPS_ALARM1_MIN,
|
|
S2MPS_ALARM1_HOUR,
|
|
S2MPS_ALARM1_WEEKDAY,
|
|
S2MPS_ALARM1_DATE,
|
|
S2MPS_ALARM1_MONTH,
|
|
S2MPS_ALARM1_YEAR,
|
|
S2MPS_OFFSRC,
|
|
|
|
S2MPS_RTC_REG_MAX,
|
|
};
|
|
|
|
enum s2mpg10_rtc_reg {
|
|
S2MPG10_RTC_CTRL,
|
|
S2MPG10_RTC_UPDATE,
|
|
S2MPG10_RTC_SMPL,
|
|
S2MPG10_RTC_WTSR,
|
|
S2MPG10_RTC_CAP_SEL,
|
|
S2MPG10_RTC_MSEC,
|
|
S2MPG10_RTC_SEC,
|
|
S2MPG10_RTC_MIN,
|
|
S2MPG10_RTC_HOUR,
|
|
S2MPG10_RTC_WEEK,
|
|
S2MPG10_RTC_DAY,
|
|
S2MPG10_RTC_MON,
|
|
S2MPG10_RTC_YEAR,
|
|
S2MPG10_RTC_A0SEC,
|
|
S2MPG10_RTC_A0MIN,
|
|
S2MPG10_RTC_A0HOUR,
|
|
S2MPG10_RTC_A0WEEK,
|
|
S2MPG10_RTC_A0DAY,
|
|
S2MPG10_RTC_A0MON,
|
|
S2MPG10_RTC_A0YEAR,
|
|
S2MPG10_RTC_A1SEC,
|
|
S2MPG10_RTC_A1MIN,
|
|
S2MPG10_RTC_A1HOUR,
|
|
S2MPG10_RTC_A1WEEK,
|
|
S2MPG10_RTC_A1DAY,
|
|
S2MPG10_RTC_A1MON,
|
|
S2MPG10_RTC_A1YEAR,
|
|
S2MPG10_RTC_OSC_CTRL,
|
|
};
|
|
|
|
#define RTC_I2C_ADDR (0x0C >> 1)
|
|
|
|
#define HOUR_12 (1 << 7)
|
|
#define HOUR_AMPM (1 << 6)
|
|
#define HOUR_PM (1 << 5)
|
|
#define S5M_ALARM0_STATUS (1 << 1)
|
|
#define S5M_ALARM1_STATUS (1 << 2)
|
|
#define S5M_UPDATE_AD (1 << 0)
|
|
|
|
#define S2MPS_ALARM0_STATUS (1 << 2)
|
|
#define S2MPS_ALARM1_STATUS (1 << 1)
|
|
|
|
/* RTC Control Register */
|
|
#define BCD_EN_SHIFT 0
|
|
#define BCD_EN_MASK (1 << BCD_EN_SHIFT)
|
|
#define MODEL24_SHIFT 1
|
|
#define MODEL24_MASK (1 << MODEL24_SHIFT)
|
|
/* RTC Update Register1 */
|
|
#define S5M_RTC_UDR_SHIFT 0
|
|
#define S5M_RTC_UDR_MASK (1 << S5M_RTC_UDR_SHIFT)
|
|
#define S2MPS_RTC_WUDR_SHIFT 4
|
|
#define S2MPS_RTC_WUDR_MASK (1 << S2MPS_RTC_WUDR_SHIFT)
|
|
#define S2MPS15_RTC_AUDR_SHIFT 4
|
|
#define S2MPS15_RTC_AUDR_MASK (1 << S2MPS15_RTC_AUDR_SHIFT)
|
|
#define S2MPS13_RTC_AUDR_SHIFT 1
|
|
#define S2MPS13_RTC_AUDR_MASK (1 << S2MPS13_RTC_AUDR_SHIFT)
|
|
#define S2MPS15_RTC_WUDR_SHIFT 1
|
|
#define S2MPS15_RTC_WUDR_MASK (1 << S2MPS15_RTC_WUDR_SHIFT)
|
|
#define S2MPS_RTC_RUDR_SHIFT 0
|
|
#define S2MPS_RTC_RUDR_MASK (1 << S2MPS_RTC_RUDR_SHIFT)
|
|
#define RTC_TCON_SHIFT 1
|
|
#define RTC_TCON_MASK (1 << RTC_TCON_SHIFT)
|
|
#define S5M_RTC_TIME_EN_SHIFT 3
|
|
#define S5M_RTC_TIME_EN_MASK (1 << S5M_RTC_TIME_EN_SHIFT)
|
|
/*
|
|
* UDR_T field in S5M_RTC_UDR_CON register determines the time needed
|
|
* for updating alarm and time registers. Default is 7.32 ms.
|
|
*/
|
|
#define S5M_RTC_UDR_T_SHIFT 6
|
|
#define S5M_RTC_UDR_T_MASK (0x3 << S5M_RTC_UDR_T_SHIFT)
|
|
#define S5M_RTC_UDR_T_7320_US (0x0 << S5M_RTC_UDR_T_SHIFT)
|
|
#define S5M_RTC_UDR_T_1830_US (0x1 << S5M_RTC_UDR_T_SHIFT)
|
|
#define S5M_RTC_UDR_T_3660_US (0x2 << S5M_RTC_UDR_T_SHIFT)
|
|
#define S5M_RTC_UDR_T_450_US (0x3 << S5M_RTC_UDR_T_SHIFT)
|
|
|
|
/* RTC Hour register */
|
|
#define HOUR_PM_SHIFT 6
|
|
#define HOUR_PM_MASK (1 << HOUR_PM_SHIFT)
|
|
/* RTC Alarm Enable */
|
|
#define ALARM_ENABLE_SHIFT 7
|
|
#define ALARM_ENABLE_MASK (1 << ALARM_ENABLE_SHIFT)
|
|
|
|
/* WTSR & SMPL registers */
|
|
#define SMPL_ENABLE_SHIFT 7
|
|
#define SMPL_ENABLE_MASK (1 << SMPL_ENABLE_SHIFT)
|
|
|
|
#define WTSR_ENABLE_SHIFT 6
|
|
#define WTSR_ENABLE_MASK (1 << WTSR_ENABLE_SHIFT)
|
|
|
|
#define S2MPG10_WTSR_COLDTIMER GENMASK(6, 5)
|
|
#define S2MPG10_WTSR_COLDRST BIT(4)
|
|
#define S2MPG10_WTSR_WTSRT GENMASK(3, 1)
|
|
#define S2MPG10_WTSR_WTSR_EN BIT(0)
|
|
|
|
#endif /* __LINUX_MFD_SEC_RTC_H */
|