vasilito
dc68054305
- Restore 29 recipe symlinks (libdrm, qtbase, dbus, sddm, pipewire, etc.) - Restore 33 patches (KDE, libdrm, mesa, pipewire, sddm, wireplumber) - Restore 20+ local/scripts (audit, lint, test, build helpers) - Restore src/cook/scheduler.rs, status.rs, gnu-config/ - Restore scripts/patch-inclusion-gate.sh, run_mini1.sh, validate-collision-log.sh - Recover TLC source from HEAD (was overwritten by 0.2.3 checkout) - Recover 11 local/docs plans from HEAD (were overwritten) - Recover qt6-wayland-smoke symlink from HEAD - Fix MOTD: remove garbled ASCII art, use clean text - Update version: 0.2.0 -> 0.2.4 in os-release, motd, config - Reduce filesystem_size: 1536 -> 512 MiB - Add ABSOLUTE RULE to AGENTS.md: never delete/ignore packages - Reduce pcid scheme log verbosity: info -> debug
33 lines
945 B
C
33 lines
945 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright 2020,2022 NXP
|
|
*/
|
|
|
|
#ifndef __PHY_LVDS_H_
|
|
#define __PHY_LVDS_H_
|
|
|
|
/**
|
|
* struct phy_configure_opts_lvds - LVDS configuration set
|
|
* @bits_per_lane_and_dclk_cycle: Number of bits per lane per differential
|
|
* clock cycle.
|
|
* @differential_clk_rate: Clock rate, in Hertz, of the LVDS
|
|
* differential clock.
|
|
* @lanes: Number of active, consecutive,
|
|
* data lanes, starting from lane 0,
|
|
* used for the transmissions.
|
|
* @is_slave: Boolean, true if the phy is a slave
|
|
* which works together with a master
|
|
* phy to support dual link transmission,
|
|
* otherwise a regular phy or a master phy.
|
|
*
|
|
* This structure is used to represent the configuration state of a LVDS phy.
|
|
*/
|
|
struct phy_configure_opts_lvds {
|
|
unsigned int bits_per_lane_and_dclk_cycle;
|
|
unsigned long differential_clk_rate;
|
|
unsigned int lanes;
|
|
bool is_slave;
|
|
};
|
|
|
|
#endif /* __PHY_LVDS_H_ */
|