vasilito
7686729069
Extract protocol-agnostic FenceTimeline from Intel to shared src/drivers/fence.rs — atomic-based fence tracking suitable for Intel, VIRGL, and AMD drivers. Extract protocol-agnostic SyncobjManager from Intel to shared src/drivers/syncobj.rs — syncobj create/destroy/signal/reset/ wait/query and sync_file fd export/import. Wire both into VirtioDriver: - Add FenceTimeline + SyncobjManager fields - Implement all 5 GpuDriver syncobj trait methods (create, destroy, wait, export_fd, import_fd) - Track fence seqnos in virgl_submit_3d (allocate before submit, signal after completion) Intel fence.rs and syncobj.rs converted to thin re-export modules pointing at shared sources — no behavioral change for Intel driver. This gives Mesa VIRGL userspace the standard DRM syncobj API for GPU/compositor synchronization.
13 lines
402 B
Plaintext
13 lines
402 B
Plaintext
|
|
#------------------------------------------------------------------------------
|
|
# $File: unisig,v 1.1 2020/04/09 19:05:44 christos Exp $
|
|
# unisig: file(1) magic for files carrying a uniform signature (Unisig)
|
|
# From: Lassi Kortela, John Cowan
|
|
# URL: https://github.com/unisig
|
|
#
|
|
0 string \xDC\xDC\x0D\x0A\x1A\x0A\x00 Unisig:
|
|
>7 ubyte =0 UUID
|
|
>>8 guid x %s
|
|
>7 ubyte >0 URI
|
|
>>7 pstring x %s
|