vasilito
7686729069
Extract protocol-agnostic FenceTimeline from Intel to shared src/drivers/fence.rs — atomic-based fence tracking suitable for Intel, VIRGL, and AMD drivers. Extract protocol-agnostic SyncobjManager from Intel to shared src/drivers/syncobj.rs — syncobj create/destroy/signal/reset/ wait/query and sync_file fd export/import. Wire both into VirtioDriver: - Add FenceTimeline + SyncobjManager fields - Implement all 5 GpuDriver syncobj trait methods (create, destroy, wait, export_fd, import_fd) - Track fence seqnos in virgl_submit_3d (allocate before submit, signal after completion) Intel fence.rs and syncobj.rs converted to thin re-export modules pointing at shared sources — no behavioral change for Intel driver. This gives Mesa VIRGL userspace the standard DRM syncobj API for GPU/compositor synchronization.
19 lines
471 B
Plaintext
19 lines
471 B
Plaintext
# Type: SiSU Markup Language
|
|
# URL: http://www.sisudoc.org/
|
|
# From: Ralph Amissah <ralph.amissah@gmail.com>
|
|
|
|
0 regex \^%?[\ \t]*SiSU[\ \t]+insert SiSU text insert
|
|
>5 regex [0-9.]+ %s
|
|
|
|
0 regex \^%[\ \t]+SiSU[\ \t]+master SiSU text master
|
|
>5 regex [0-9.]+ %s
|
|
|
|
0 regex \^%?[\ \t]*SiSU[\ \t]+text SiSU text
|
|
>5 regex [0-9.]+ %s
|
|
|
|
0 regex \^%?[\ \t]*SiSU[\ \t][0-9.]+ SiSU text
|
|
>5 regex [0-9.]+ %s
|
|
|
|
0 regex \^%*[\ \t]*sisu-[0-9.]+ SiSU text
|
|
>5 regex [0-9.]+ %s
|