7686729069
Extract protocol-agnostic FenceTimeline from Intel to shared src/drivers/fence.rs — atomic-based fence tracking suitable for Intel, VIRGL, and AMD drivers. Extract protocol-agnostic SyncobjManager from Intel to shared src/drivers/syncobj.rs — syncobj create/destroy/signal/reset/ wait/query and sync_file fd export/import. Wire both into VirtioDriver: - Add FenceTimeline + SyncobjManager fields - Implement all 5 GpuDriver syncobj trait methods (create, destroy, wait, export_fd, import_fd) - Track fence seqnos in virgl_submit_3d (allocate before submit, signal after completion) Intel fence.rs and syncobj.rs converted to thin re-export modules pointing at shared sources — no behavioral change for Intel driver. This gives Mesa VIRGL userspace the standard DRM syncobj API for GPU/compositor synchronization.
23 lines
768 B
Plaintext
23 lines
768 B
Plaintext
|
|
#------------------------------------------------------------------------------
|
|
# $File: llvm,v 1.10 2023/03/11 17:54:17 christos Exp $
|
|
# llvm: file(1) magic for LLVM byte-codes
|
|
# URL: https://llvm.org/docs/BitCodeFormat.html
|
|
# From: Al Stone <ahs3@fc.hp.com>
|
|
|
|
0 string llvm LLVM byte-codes, uncompressed
|
|
0 string llvc0 LLVM byte-codes, null compression
|
|
0 string llvc1 LLVM byte-codes, gzip compression
|
|
0 string llvc2 LLVM byte-codes, bzip2 compression
|
|
0 string CPCH LLVM Pre-compiled header file
|
|
|
|
0 lelong 0x0b17c0de LLVM bitcode, wrapper
|
|
# Are these Mach-O ABI values? They appear to be.
|
|
>16 lelong 0x01000007 x86_64
|
|
>16 lelong 0x00000007 i386
|
|
>16 lelong 0x00000012 ppc
|
|
>16 lelong 0x01000012 ppc64
|
|
>16 lelong 0x0000000c arm
|
|
|
|
0 string BC\xc0\xde LLVM IR bitcode
|